"RLDRAM" meaning in All languages combined

{
  "forms": [
    {
      "form": "RLDRAMs",
      "tags": [
        "plural"
      ]
    }
  ],
  "head_templates": [
    {
      "args": {
        "1": "~"
      },
      "expansion": "RLDRAM (countable and uncountable, plural RLDRAMs)",
      "name": "en-noun"
    }
  ],
  "lang": "English",
  "lang_code": "en",
  "pos": "noun",
  "senses": [
    {
      "alt_of": [
        {
          "word": "reduced latency dynamic random access memory"
        }
      ],
      "categories": [
        {
          "kind": "other",
          "name": "English entries with incorrect language header",
          "parents": [
            "Entries with incorrect language header",
            "Entry maintenance"
          ],
          "source": "w"
        },
        {
          "kind": "other",
          "name": "Pages with 1 entry",
          "parents": [],
          "source": "w"
        },
        {
          "kind": "other",
          "name": "Pages with entries",
          "parents": [],
          "source": "w"
        },
        {
          "kind": "topical",
          "langcode": "en",
          "name": "Computing",
          "orig": "en:Computing",
          "parents": [
            "Technology",
            "All topics",
            "Fundamental"
          ],
          "source": "w"
        }
      ],
      "examples": [
        {
          "ref": "2005, J.F. Broenink, H.W. Roebbers, J.P.E. Sunter, Communicating Process Architectures 2005: WoTUG-28, IOS Press, →ISBN, page 344:",
          "text": "A single 32 MByte RLDRAM and its controller has enough throughput to support many PEs possibly up to 20 if some wait states are accepted. Bank collisions are mostly avoided by the MMU hashing policy. There are several Virtex-II-Pro boards with RLDRAM on board which can clock the RLDRAM at 300 MHz with DDR I/O, well below the 400 MHz specification, but the access latency is still 20 ns or 8 clocks.",
          "type": "quote"
        },
        {
          "ref": "2008, Brent Keeth, DRAM Circuit Design: Fundamental and High-Speed Topics, John Wiley & Sons, →ISBN, page 188:",
          "text": "An example of this is evident in reduced latency DRAMs (RLDRAMs). Figure 8.11 shows a typical Read operation for an RLDRAM. A row activation cycle with Read and Precharge takes less than 15 ns from start to finish, as shown. These devices are built to serve applications that previously resorted to using SRAM. RLDRAMs have a traditional SRAM broadside address interface but are otherwise DRAMs built for low cycle times and low Read latency.",
          "type": "quote"
        },
        {
          "ref": "2010, Bruce Jacob, Spencer Ng, David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann, →ISBN, page 494:",
          "text": "The first-generation RLDRAM device was designed by Infineon to meet the demands of the market for networking equipment. Subsequently, Micron was brought in as a partner to co-develop RLDRAM and provide a second source. However, Infineon has since abandoned RLDRAM development, and Micron proceeded ahead to develop the second-generation RLDRAM II. RLDRAM and RLDRAM II were designed for use in embedded applications.",
          "type": "quote"
        }
      ],
      "glosses": [
        "Initialism of reduced latency dynamic random access memory."
      ],
      "id": "en-RLDRAM-en-noun-lBe2JpM3",
      "links": [
        [
          "computing",
          "computing#Noun"
        ],
        [
          "reduced",
          "reduced#English"
        ],
        [
          "latency",
          "latency#English"
        ],
        [
          "dynamic random access memory",
          "dynamic random access memory#English"
        ]
      ],
      "raw_glosses": [
        "(computing) Initialism of reduced latency dynamic random access memory."
      ],
      "tags": [
        "abbreviation",
        "alt-of",
        "countable",
        "initialism",
        "uncountable"
      ],
      "topics": [
        "computing",
        "engineering",
        "mathematics",
        "natural-sciences",
        "physical-sciences",
        "sciences"
      ],
      "wikipedia": [
        "RLDRAM"
      ]
    }
  ],
  "word": "RLDRAM"
}

{
  "forms": [
    {
      "form": "RLDRAMs",
      "tags": [
        "plural"
      ]
    }
  ],
  "head_templates": [
    {
      "args": {
        "1": "~"
      },
      "expansion": "RLDRAM (countable and uncountable, plural RLDRAMs)",
      "name": "en-noun"
    }
  ],
  "lang": "English",
  "lang_code": "en",
  "pos": "noun",
  "senses": [
    {
      "alt_of": [
        {
          "word": "reduced latency dynamic random access memory"
        }
      ],
      "categories": [
        "English countable nouns",
        "English entries with incorrect language header",
        "English initialisms",
        "English lemmas",
        "English nouns",
        "English terms with quotations",
        "English uncountable nouns",
        "Pages with 1 entry",
        "Pages with entries",
        "en:Computing"
      ],
      "examples": [
        {
          "ref": "2005, J.F. Broenink, H.W. Roebbers, J.P.E. Sunter, Communicating Process Architectures 2005: WoTUG-28, IOS Press, →ISBN, page 344:",
          "text": "A single 32 MByte RLDRAM and its controller has enough throughput to support many PEs possibly up to 20 if some wait states are accepted. Bank collisions are mostly avoided by the MMU hashing policy. There are several Virtex-II-Pro boards with RLDRAM on board which can clock the RLDRAM at 300 MHz with DDR I/O, well below the 400 MHz specification, but the access latency is still 20 ns or 8 clocks.",
          "type": "quote"
        },
        {
          "ref": "2008, Brent Keeth, DRAM Circuit Design: Fundamental and High-Speed Topics, John Wiley & Sons, →ISBN, page 188:",
          "text": "An example of this is evident in reduced latency DRAMs (RLDRAMs). Figure 8.11 shows a typical Read operation for an RLDRAM. A row activation cycle with Read and Precharge takes less than 15 ns from start to finish, as shown. These devices are built to serve applications that previously resorted to using SRAM. RLDRAMs have a traditional SRAM broadside address interface but are otherwise DRAMs built for low cycle times and low Read latency.",
          "type": "quote"
        },
        {
          "ref": "2010, Bruce Jacob, Spencer Ng, David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann, →ISBN, page 494:",
          "text": "The first-generation RLDRAM device was designed by Infineon to meet the demands of the market for networking equipment. Subsequently, Micron was brought in as a partner to co-develop RLDRAM and provide a second source. However, Infineon has since abandoned RLDRAM development, and Micron proceeded ahead to develop the second-generation RLDRAM II. RLDRAM and RLDRAM II were designed for use in embedded applications.",
          "type": "quote"
        }
      ],
      "glosses": [
        "Initialism of reduced latency dynamic random access memory."
      ],
      "links": [
        [
          "computing",
          "computing#Noun"
        ],
        [
          "reduced",
          "reduced#English"
        ],
        [
          "latency",
          "latency#English"
        ],
        [
          "dynamic random access memory",
          "dynamic random access memory#English"
        ]
      ],
      "raw_glosses": [
        "(computing) Initialism of reduced latency dynamic random access memory."
      ],
      "tags": [
        "abbreviation",
        "alt-of",
        "countable",
        "initialism",
        "uncountable"
      ],
      "topics": [
        "computing",
        "engineering",
        "mathematics",
        "natural-sciences",
        "physical-sciences",
        "sciences"
      ],
      "wikipedia": [
        "RLDRAM"
      ]
    }
  ],
  "word": "RLDRAM"
}